Part Number Hot Search : 
06151 71308 SL6208B TS4B05 ZR36748A SVC276 M30624 M30624
Product Description
Full Text Search
 

To Download AZT711301 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  www.azmicrotek.com 1630 s stapley dr, suite 127 +1 - 480- 962- 5881 mesa, az 85204 usa request a sample jan 2013, rev 1.3 d escription the azt71 is a digitally programmed capacitor designed to tune a filter or a crystal/saw based oscillator to a desire d center frequency. through a bank of registers, th e capacitance value is set by a serial data stream and if desired, can be permanently stored in the nonvolatile eeprom memory. the azt71 is designed to be a labor and cost saving device within th e oscillator production process and provide the desired funct ionality for tunable filter banks. while incorporating very small step sizes (0.063pf), multiple azt71 devices can also be used in parallel to obtain higher overall capacitance values. the azt71 is available in an son8 package (1.5mm x 1.0mm) for ve ry sma ll form factor designs . also available in mlp6 and tsot6. b lock d iagram c ontroller c f c mid c lo v dd da v ss c lk p v x 1 6.6pf 0-9.8pf 0-1.953pf b10-b9 b8-b6 c hi 0-19.2pf b5-b1 f eatures ? capacitive tuning range of 6.6pf to 37.553pf (see azt70 for different values) ? 0.063pf minimum step size ? continually programmable with register or eeprom data storage ? may be placed in parallel for greater capacitance values ? 2.5v to 3.6v supply voltage a pplications ? filters requiring capacitive tuning ? fast production tuning of crystal and saw oscillators p ackage a vailability ? son8 ? mlp 6 ? tsot6 ? green/rohs/pb - free az t71 programmable capacitive tuning ic order number package marking azt71qg 1 son8 y 2 azt71hg 1 tsot6 y1g 2 azt71mg 1 mlp6 y1g 2 1 tape & reel - add 'r1' at end of order number for 7in (1k parts), 'r2' (2.5k) for 13in 2 see www.azmicrotek.com for date code format www.azmicrotek.com
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 2 request a sample jan 2013, rev 1.3 p in d escription and c onfiguration table 1 - pin description son8 package (1.5mm x 1.0mm) pin name type function 1 x 1 output capacitance 2 nc n/a not connected 3 v ss power negative supply (gnd) 4 v dd power positive supply 5 da input programming data input 6 clk input programming clock input 7 nc n/a not connected 8 pv input programming voltage table 2 - pin description tsot6 package pin name type function 1 x 1 output capacitance 2 v ss power negative supply (gnd) 3 pv input programming voltage 4 clk input programming clock input 5 da input programming data input 6 v dd power positive supply table 3 - pin description 6mlp package (2.0mm x 2.0mm) pin name type function 1 x 1 output capacitance 2 v ss power negative supply (gnd) 3 v dd power positive supply 4 da input programming data input 5 clk input programming clock input 6 pv input programming voltage 1 x 1 v ss v dd da clk pv 2 3 6 5 4 yg1 figure 1 - pin configuration son8 figure 2 - pin configuration tsot6 figure 3 - pin configuration 6mlp 1 x 1 nc v ss v dd da clk nc pv 2 3 4 y < date code > 8 7 6 5 1 x 1 v ss v dd da clk pv 2 3 6 5 4 y 1 < date code >
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 3 request a sample jan 2013, rev 1.3 e ng ineering n otes c apacitor s tructure the azt71 capacitance value is composed of four parallel capacitors banks, c f is a fixed capacitor value of 6.6pf and c hi, c mid & c lo are variable capacitors of differing ranges and resolutions as seen in table 4 . capa citors composing c hi , c mid and c lo are set with a binary control word through an 11 - bit shift register described in p rogramming the azt71 . the values of each c hi , c mid and c lo stepping are detailed in the complete n ominal capac itance b inary m apping spreadsheet. c total = c f + c hi + c mid + c lo table 4 - azt7 1 capacitor structure internal capacitor min value (pf) max value (pf) step size (pf) c f 6.6 6.6 n/a c hi 0 19.2 6.4 c mid 0 9.8 1.4 c lo 0 1.953 0.063 total 6.6 37.553 f unctional m odes the azt71 has two methods for setting the capacitance value on the x 1 pin. ? r eading the control w ord directly from th e shift register in tunable filter applications, reading from the shift register will be desirable as the control word can be constantly varied. new control words can be serially inputted as required to change the capacitance value in real time. (note: with a serial data i nput, the capacitance value during transitions between control words is deterministic upon their differences.) the shift register is also useful for testing the capacitance and subsequent oscillator frequency. this mode is active when the clk pin is left l ogic high. for the shift register, capacitors are selected when bits are active high. ? r eading the control w ord from the value c ontained in the eeprom if a certain control word needs to be stored, it can be written to the nonvolatile eeprom memory. this is useful in oscillator application s where it prevents customer adjustment and retains factory programming. this mode is active when the clk pin is at logic low or not connected. for the eeprom, capacitors are selected when bits are active low.
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 4 request a sample jan 2013, rev 1.3 o scillator a pp lication in oscillator applications, the azt71 is designed to be used in 2 phases, programming and operational. in the p rogramming phase , the azt71 is used by the manufacturer to set the capacitance value to control the desired center frequency of the os cillator. the programming phase gives the manufacturer access to pins da, clk, and pv where the shift registers are used to first determine the required control word. that control word is then stored in the eeprom memory. arizona microtek can provide the programming board ( azpb70 ) along with software that works through all the programming steps/functions described in the next sections ( figure 4 ) . in the o perational phas e , the eeprom memory internal to the azt71 has already been programmed with the desired factory settings. pins da, clk, and pv are to be disconnected, thereby allowing the azt71?s internal pull - downs to place the pins at ground potential. in the operational mode, only 3 pins are necessary for hookup ( figure 5 ). azt 71 programming board ( azpb 70 ) x 1 da clk pv da clk pv v ss v dd resonator out oscillator figure 4 ? azt7 1 in programming mode azt71 x 1 da clk pv v ss v dd resonator out oscillator nc nc nc figure 5 ? azt7 1 in operational mode
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 5 request a sample jan 2013, rev 1.3 p rogramming the azt7 1 c ontrol w ord the capacitance in the azt71 is controlled by an 11 - bit shift register with the data input bit definitions shown in table 5 . the control word data is inputted serially on the rising edge of the clk signal with bit0 first and bit10 last. table 5 - azt7 1 control word definition 11- bit control word bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 c hi c mid c lo not used msb lsb msb --- lsb msb --- --- --- lsb the control word mapping is a binary word for each of c hi , c mid and c lo where higher number bits are more significant. figure 6 shows the capacitance value mapping for the azt71. the detailed n ominal capacitance b inary m apping can be located on the azm website. figure 6 ? azt71 capacitance value mapping
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 6 request a sample jan 2013, rev 1.3 p rogramming to the s hift r egister control word bits are inputted serially through the da pin timed with the rising edge of the clk pin. figure 7 shows the control word 11001100100 has been serially entered into the register. note that bit0 is the 1 st bit to enter and bit10 is the last. in the azt71, bit0 does not affect the capacitance value but still must be included in the serial bit stream. for the shift register, capacitors are selected when bits are active high. for the azt71 to read from the shi ft register, the clk pin must remain high. t da clk bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 register data active when clk is high bit 0 loaded 1 st figure 7 - shift register programming w riting d ata to the eeprom once the desired capacitance value has been determined, the digital control word can be writte n or re - written into the eeprom. by storing the control word in the eeprom, the customer is prevented from making adjustments from the factory set programming data. this is accomplished within the azt71 with internal pull - downs on the da, pv, and clk pins. the detailed sequence for writing data to the eeprom within the azt71 is described in table 6 . note that with eeprom, capacitors are selected when bi ts are active low. table 6 ? data writing sequence for eeprom step action eterine te eire capacitor control or it te operational poer uppl oltae an eire ocillator conition set te v uppl oltae to v i m i not alrea erae erae m (ee e rasing the eeprom ) 4 read the current state of the eeprom bits (see r eading b ack from the eeprom ) 5 compare the desired control word to the stored eeprom control word. count the number of differences so as to prevent double/redundant writing 6 one bit at a time, load the first desired control word bit (bit selection for eeprom is active low) 7 set the pv pin to +6v (5.6v, 6.1v) with the pulse and idle shown in timing diagram (
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 7 request a sample jan 2013, rev 1.3 for an example of writing bits into the eeprom, suppose the desired capacitance is 7.23pf. the control word becomes ?00000010100? ( figure 8 ). also suppose the eeprom bits have been erased and therefore logic high (the azt71 is initially shipped in this condition). since bit0 is the first bit to be loaded, the bit sequence becomes 0- 0 - 1 - 0 - 1 - 0 - 0 - 0 - 0 - 0 - 0. however, as described before, selecting bits for the eeprom are active low, which will invert the logical values in the sequence to 1 - 1 - 0 - 1 - 0 - 1 - 1 - 1- 1 - 1 - 1 ( figure 9 ). note the differences between the eeprom bits and the converted control word. since there are 2 differences, two write cycles are required as only 1 bit should be written at a time. figure 10 shows the timing for bit2 while figure 11 shows the timing for bit4. bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 figure 8 ? desired control word bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 da eeprom difference difference figure 9 ? converted control word and differences from known eeprom state s t da clk bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 0 loaded 1 st bit 10 loaded last pv 4 s min 10 ms min 5 . 6 v , 6 . 1 v figure 10 ? first programming cycle to program bit2 into the eeprom
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 8 request a sample jan 2013, rev 1.3 t da clk bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 0 loaded 1 st bit 10 loaded last pv 4s min 10ms min 5.6v , 6. 1v figure 11 ? second programming cycle to program bit4 into the eeprom r eading b ack from the eeprom during programming, the pv pin is used to program the necessary control bits into the eeprom. however, it is also used to read the bits currently programmed into the eeprom. when the pv pin is not used during programming, the azt71 provides a weak pull - up and pul l - down on the pin. this allows the eeprom data to be shifted out to the pv pin and read after the clk sequence is complete and when the da & clk pins are high ( figure 12 ). each eeprom bit is selected by setting the da signal low (eeprom selection is active low) during the clk sequence. with an external 68k? resistor pull - up to v dd on the pv pin, a low eeprom bit produces 0.4v level while a high eeprom bit produces a 0.6*v dd level. t da clk bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit0 loaded 1 st bit10 loaded last pv 0.6*v dd bit5 selected resulting voltage if bit5 was high in eeprom resulting voltage if bit5 was low in eeprom 0.4v indeterminate with an external 68k? resistor pull-up to v dd figure 12 ? timing diagram to read bits from eeprom
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 9 request a sample jan 2013, rev 1.3 e rasing the eeprom the eeprom can be erased by initiating a programming cycle with all da bits set high, including bit9 and bit10. after the programming cycle, all the eeprom bits are set low (logical high) except for the check bit (bit0), which remains high. table 7 ? erase sequence for eeprom step action 1 set the v dd supply voltage to +5.0v 2 load the programming word bits all high. 3 set the pv pin to +6v (5.6v, 6.1v) with the pulse and idle shown in timing diagram ( figure 13 ) 4 verify the correct eeprom contents by reading back the individual bits t da clk bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 10 bit 0 loaded 1 st bit 10 loaded last pv 4 s min 10 ms min eeprom has been erased ( no capacitors selected ) 5 . 6 v , 6 . 1 v figure 13 ? programming sequence for erasing the eeprom p rogramming v oltage l imit c ircuit some existing programming circuits use a current source connected to a 6.5 ? 8.0 v supply. that circuit produces an excessive voltage on the pv pin, which can damage the azt71. a simple modification eliminates the issue and maintains full programming compa tibility with existing programming methods. a 5.6 v, ? watt zener, 1n5232b or equivalent, placed between the pv pin and ground will limit the voltage while still allowing the programming circuit to generate the current required for programming fuse link ty pe parts.
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 10 request a sample jan 2013, rev 1.3 p erformance data table 8 ? absolute maximum ratings absolute maximum ratings are those values beyond which device life may be impaired. symbol characteristic rating unit v dd power supply 0 to +6.5 v v i 1 input voltage - 0.5 to v dd + 0.5 v t a operating temperature range - 40 to +85 c t stg storage temperature range - 65 to +150 c esd hbm human body model tbd v esd mm machine model tbd v esd cdm charged device model tbd v 1 pv pin can exceed v dd by 1.2v during the programming interval table 9 ? dc characteristics dc characteristics (v dd = 2.375v to 3.6 v unless otherwise specified, t a = - 40 to 85 c) symbol characteristic conditions min typ max unit c pv nominal capacitance variation across process - 15 +15 % c vv capacitance variation across output voltage voltage variation at x 1 pin, 100mhz 150 ppm/v c tv capacitance variation across temperature 100mhz - zero code 325 ppm/ c 100mhz - mid code 1 40 100mhz - full scale 130 v ih input high voltage da, clk 0.8 * v dd v v il input low voltage da, clk 0.2 * v dd v r pd,d pull - down resistor da 75k ? r pd,clk pull - down resistor clk 75k ? r pd,pv pull - down resistor pv 170k ? v oh output high voltage pv pin when reading eeprom bits 68k ? external pull - up resistor to v dd 0.6 * v dd v v ol output low voltage 0.4 v v pp programming voltage (v dd =5.0v) pv pin when programming eeprom 5.6 6.0 6.1 v i dd power supply current normal operation 7.0 50 a i ddprog power supply current programming mode 20 a t mem eeprom data retention 20 yrs t prog programming temperature 25 c cy prog programming cycle 10 k 1 bit4, bit7 high
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 11 request a sample jan 2013, rev 1.3 table 10 ? ac characteristics ac characteristics (v dd = 2.375v to 3.6v unless otherwise specified, t a = - 40 to 85 c) symbol characteristic conditions min typ max unit c f fixed capacitance 6.6 pf c hi step size 6.4 pf max value 19.2 pf c mid step size 1.4 pf max value 9.8 pf c lo step size 0.063 pf max value 1.953 pf clk max clk rate 50% duty cycle 5 mhz t prog programming time (v dd =5.0v, pv=6.0v) per bit programmed 10 ms t rise power supply ramp time (eeprom usage only) t ambient > 80 c 20 us q q value 20mhz - full scale 150 300 20mhz - mid scale 100 200 80mhz - full scale 40 80 80mhz - mid scale 40 80 155mhz - full scale 25 50 155mhz - mid scale 25 50
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 12 request a sample jan 2013, rev 1.3 p ackage d iagram son 8 (1.5x1.0 x0.4 mm) green/rohs compliant/pb - free msl=1
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 13 request a sample jan 2013, rev 1.3 p ackage d iagram tsot6 green/rohs compliant/pb - free msl=1
arizona microtek, inc. azt71 programmable capacitive tuning ic www.azmicrotek.com +1 - 480- 962- 5881 14 request a sample jan 2013, rev 1.3 p ackage d iagram mlp6 (2.0mm x 2.0mm) green/rohs compliant/pb - free msl=1 arizona microtek, inc. reserves the right to change circuitry and specifications at any time without prior notice. arizona microtek, inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does arizona microtek, inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arizona microtek, inc. does not convey any license rights nor the rights of others. arizona microtek, inc . products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the arizona microtek, inc. product could create a situation where personal injury or death may occur. should buyer purchase or use arizona microtek, inc. products for any such unintended or unauthorized application, buyer shall indemnify and hold arizona microtek, inc. and its officers, employees, subsidiaries, affiliates, and distrib utors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that arizona microtek, inc. was negligent regarding the design or manufacture of the part.


▲Up To Search▲   

 
Price & Availability of AZT711301

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X